Recent Posts

Monday, Oct 13, 2014
Monday, Oct 6, 2014
Saturday, Sep 27, 2014
Friday, Sep 19, 2014
Saturday, Sep 13, 2014
Friday, Sep 5, 2014
Tuesday, Aug 26, 2014
Thursday, Aug 21, 2014
Monday, Aug 4, 2014
Wednesday, Jul 9, 2014
Wednesday, Jul 2, 2014
Wednesday, Jun 25, 2014
Friday, Jun 20, 2014
Friday, Jun 13, 2014
Friday, Jun 6, 2014
Wednesday, Jun 4, 2014
Friday, May 30, 2014
Friday, May 23, 2014
Friday, May 16, 2014
Friday, May 9, 2014
Thursday, May 8, 2014
Friday, May 2, 2014
Thursday, May 1, 2014
Thursday, Apr 17, 2014
Wednesday, Apr 16, 2014

Subscribe by Email

Your email:


Current Articles | RSS Feed RSS Feed

EDA methodology Perl script for Verilog file to list the pin signals


iStock 000016476534XSmall resized 600

We have attached a PERL script which will accept a Verilog file and a Pin from the user on the command line and will report on the signals attached to the pin. Let us know what you think. This sort of script can be very useful to the electrical engineering designing integrated circuits, IC, using electronic design automation, EDA.  Glew Engineering can help you with your EDA methodology by providing tools that can make your engineers more efficient.  The cost of the EDA software, engineering workstation, and the engineer, can be rather high.  It is important to keep them as efficient as possible.

Glew Engineering Consulting's experts in EDA methodology can assist with your CAD EDA systems: Cadence(TM), Synopsys(TM), Mentor Graphics (TM) and more.  

The command line PERL script for use in EDA CAD for semiconductor engineering of integrated circuits (IC) and ASICS is fully functional and yours to try out. This is just a small sample of the many ways in which we can help with your EDA needs for semiconductor IC design.  Contact Glew Engineering to discuss your CAD EDA, or any engineering work your business requires.

procedure( getPinInfo(cv)

foreach( MyTerminal cv~>terminals

case( MyTerminal~>direction

( "input"



( "output"



( "inputoutput"






procedure( callcv(libName)

fp = outfile("PININFO.1" "w")


foreach(dbCell libid~>cells

fprintf(fp,"%s@",dbCell~>name )

if(cv = dbOpenCellViewByType(libid dbCell~>name "symbol" "" "r") then







For more information on Glew Engineering Consulting visit the Glew Engineering website, blog or call 800-877-5892 or 650-641-3019. 


There are no comments on this article.
Comments have been closed for this article.

Current Articles | RSS Feed RSS Feed

Linear v Novellus (Semiconductor Equipment)


After 8 long years, Novellus finally rid itself of the lawsuit with Linear Technology. Irell and Manella LLP, for whom Glew Engineering has worked in the past, took no prisoners in the unanimous jury verdict announced yesterday in favor of their client Novellus.  The jury consisted of 12 men and women in Santa Clara, CA, the heart of the silicon valley.  Certainly good news for Novellus' legal team, as well as their bottom line. Congratulation to Jonathan Kagan Esq. and his colleagues.  Now both sides can get back to what they do best - making chips and chip equipment.

Novellus' also shipped their 1000th Vector PECVD tool in February? Considering the tool's throughput and uptime, there may be as many chips out there by now with Novellus' dielectric films as those of any semiconductor equipment manufacturer. See the details at:


Semiconductor Equipment, Glew Engineering

All Posts

Follow Glew Engineering

Browse by Tag

Subscribe by Email

Your email: